Abstract-The upgrades of the LHC accelerator and the experiments in 2019/20 and 2023/24 will increase the instantaneous and integrated luminosity, but also will drastically increase the data and trigger rates. To cope with the huge data flow while maintaining high muon detection efficiency and reducing fake muons found at Level-1, the present ATLAS small wheel muon detector will be replaced with a New Small Wheel (NSW) detector for high luminosity LHC runs. The NSW will feature two new detector technologies: resistive micromegas (MM) and small strip Thin Gap Chambers (sTGC) conforming a system of ~2.4 million readout channels. Both detector technologies will provide trigger and tracking primitives. A common readout path and a separate trigger path are developed for each detector technology. The electronics design of such a system will be implemented in about 8000 front-end boards, including the design of a number of custom radiation tolerant Application Specific Integrated Circuits (ASICs), capable of driving trigger and tracking primitives to the backend trigger processor and readout system. The large number of readout channels, the short period of time available to prepare and transmit trigger data, the high-speed output data rate, the harsh radiation environment, and the low power consumption, all impose great challenges to the system design. The overall design, development and performance of various prototypes and integration efforts will be presented.
I. INTRODUCTION
For the upgrade of the ATLAS detector, the inner-most stations of the end-caps (Small Wheel, SW) will be replaced. The New Small Wheel (NSW) upgrade is necessary for ATLAS to be able to cope with the higher luminosities of the ultimate HL-LHC phase and its unprecedented impact on the trigger and tracking requirements. The NSW (see general Figure 1 . A New Small Wheel's mechanical design Figure 2 . The NSW electronics overview scheme presents the on and offdetector electronics and their interconnectivity. On the detectors (left), one can find the front-end boards, responsible for reading out the ~2,5M channels of NSW, as well as the driver readout and trigger boards. Off the detectors (right), one can find the trigger processors and the aggregator electronics that will be responsible to deliver the precious physics data to the ATLAS control room layout in figure 1) will have two detector technologies that will both serve for trigger and precision tracking. Small strip Thin Gap Chambers (sTGC), will be primarily used for the Level-1 trigger function and micromegas (MM) detectors will be primarily dedicated to precision tracking. A large number of channels, 354k for sTGC and 2M for MM will be readout.
A complex system that uses approximately 8000 front-end boards has been designed and developed and includes a number of custom radiation tolerant ASICs, capable of driving trigger and tracking primitives to the back-end trigger processor and readout system. Among them, there is the 64-channel VMM, a common front-end mixed-signal ASIC for both detector technologies and charge-interpolating trackers, that provides amplitude and timing measurements and direct output of trigger primitives and Level-0 trigger buffering. This scheme integrates a Readout Controller ASIC, which aggregates, processes and formats the data generated by the VMMs and CERN's GBTx ASIC, a high speed serializer/deserializer that runs at 4.8 Gbps and collects data from up to 40 front-end boards. It also integrates the micromegas ART ASIC, which performs a priority-based hit selection for triggering as well as the trigger data serializer (TDS) ASIC which transmits analog and digital hits to the trigger processor. Finally, CERN's GBT-SCA ASIC for configuring and monitoring. The data flow architecture is based on a high-throughput approach that routes the custom GBTx links to and from a standard network.
978-1-5090-4386-6/17/$31.00 ©2017 IEEE In order to provide the required performance to pursue the HL-LHC physics program, new electronics, both ASICs and boards, are being designed. All parts have been put together in a highly complex scheme that will be able to handle 1MHz trigger rate and will provide great tracking capabilities, while keeping the latency at a minimal point. A general overview of the electronics is given in figure 2 
II. NSW ASICS

A. VMM
The VMM is a custom ASIC that is intended to be used in the front-end readout electronics of both the resistive micromegas and sTGC detectors in the NSW. It is fabricated in the CMOS 130 nm Global Foundries 8RF-DM process (former IBM 8RF-DM). It integrates 64 channels, each providing charge amplification, discrimination, neighbour logic, amplitude and timing measurements, analog-to-digital conversions, and either direct output for trigger or multiplexed readout. VMM3 architecture is shown in figure 3 [3] . 
B. ROC
The Read-Out Controller ASIC is used for handling, preprocessing and formatting the data generated by the VMM upstream chips. The Read-Out Controller will concentrate the data streams from 8 VMMs, filter data based on the ATLAS Level-0 trigger which identifies bunch crossings of interest and transmit the data to FELIX via the L1DDC. The Read-Out Controller is composed of 8 VMM Capture modules, a crossbar and 4 SubROC modules as depicted in figure 4 block diagram. The output data is sent via up to 4 serial links with a configurable speed of 80, 160, 320 Mbps per link [4] . 
C. ART
The Address in Real Time (ART) ASIC will deserialize the ART stream and phase align the hits to BC clock. It will also collect the addresses of the first hit in each VMM, append a geographical VMM address to the strip address of each hit and forward it with the bunch crossing ID. Finally, after a prioritybased hit selection (of up to eight hits from 32 inputs) the data are formatted for transmission to a Gigabit Transceiver ASIC (GBTX). It's block diagram is illustrated in figure 5 [5]. 
D. TDS
The Trigger Data Serializer (TDS) ASICs are required to prepare trigger data for both sTGC pads and strips and perform pad-strip matching. The pad TDS serialises pad hits to the Pad Trigger which chooses strips for the strip TDS to send to the Trigger Processors while the strip TDS sends the output to the router board. The logic of strip TDS is depicted in the block diagram in figure 6 [6] . 
E. The GBT ASICs
The CERN GBTx family of ASICs is used throughout the design of NSW electronics design for their radiation hard attributes which were designed for LHC upgrade programs.
In the heart of this ASIC family is the GBTX, a radiation tolerant ASIC fabricated using the IBM/GlobalFoundries 130 nm CMOS technology. The GBTX is capable of multiplexing a number of serial links (E-Links) to a single fiber. One E-Link, consists of three differential pairs being the clock, the data in and the data out. The GBTX can support up to 40 E-Links divided into five groups called banks. The GBTX is responsible for the data to/from on detector from/to off detector electronics at 4.8 Gbps through the optical links to a GBT-FPGA based electronics system in the support room close to the detector and it is the most important ASIC of the project. Additional smaller ASICs complete the rest of the functions needed for the boards like a DC-DC converter, a gigabit transimpendance amplifier, a gigabit laser driver and a slow control dedicated ASIC [7] .
The latter, namely GBT -Slow Control Adapter (GBT-SCA) ASIC plays a key role in the NSW functionality as it is used to configure and monitor the VMM, TDS and ROC ASICs and to program the FPGAs on the various boards. The GBT-SCA connects to a dedicated e-port on the GBTX ASIC that provides 80 Mbps of bidirectional data traffic. The GBT-SCA has plenty of different capabilities such as several I/O ports to interface with the embedded front-end ASICs, 16 I2C buses, one JTAG controller port, four 8-bit wide parallel-ports and an ADC to monitor up to thirty-one external analogue signals (see block diagram in figure 7 ). All these ports are accessible from the counting room electronics, via the GBT optical link system. Special design techniques are being employed to protect the operation of the GBT-SCA against radiation induced Single-Event-Upsets to a level that is compatible with phase-2 running [8] . 
A. Front-end Boards
Different types of front-end boards serve the two distinct detector technologies. MMFE8 is an 8×VMM board for reading out the micromegas modules. It will house the SCA ASIC for the slow control and the ROC ASIC for driving data out to a data aggregator and fiber driver board.
On the other hand, sTGC front-end boards, pad front-end boards (pFEB) and strip front-end boards (sFEB), will have several different varieties following though the same architecture. For the pFEB, time-over-threshold from each VMM channel signal will be sent to the pad TDS. In case there is a pad fired, the TDS uses the pulse signal to sample the BC clock in the group it belongs to obtain its BCID. The sampled BCIDs are kept in the ring buffers which at the end of BC will be searched by the TDS for each individual channel to identify if there is a hit with a BCID for a match. For the sFEBs the 6-bit charge information from 15 VMM channels on the region of interest (as determined by the pad trigger) is sent to the strip TDS (sTDS) ASIC. The sFEB reads the VMM output data and saves it in ring buffers, then the pre-processor selects strips within the pad road for transmission, finally the data are serialized and transmitted to the router board.
In total 4096 MMFE8, 768 sFEB and 768 pFEB will be fabricated.
B. Level 1 data driver cards (L1DDC)
The L1DDC will be the interface between multiple FE boards and the FELIX network interface. This is achieved using the high speed serializer/deserializer GBTX ASIC. Each bank can support up to eight E-Links at 80 Mbps, four E-Links at 160 Mbps or two E-Links at 320 Mbps. The GBTX has a Clock and Data Recovery circuit which receives high speed serial data from a custom made optical transceiver, the Versatile Tranciever (VTRx). It also recovers and generates an appropriate high speed clock to correctly sample the incoming data stream. The serial data is then de-serialized and decoded, with appropriate error corrections, and finally DeSCRambled. In the transmitter part the data are SCRambled, to obtain DC balance, and then encoded with a Forward Error Correction code before being serialized and sent to the optical transceiver. The internal registers of the GBTX can be modified via the optical link itself or via an I2C slave interface. L1DDC provides also the clock and Bunch Crossing Reset signals to the ADDC board. 512 L1DDC boards will be fabricated for the MM and 544 (512 for the DAQ and 32 for the trigger path) for the sTGC detectors [9] .
C. Micromegas ADDC
The ADDC will receive the ART data (the address of the strip of the first hit) from 64 VMMs (eight MMFE8s). A priority based hit selection is implemented in real time, and the selected data will be sent to trigger processors. The ADDC is designed to use two customized ART ASICs to deserialize and align the 64 channels of ART data and complete the hit selection processing. The selected data from each ART ASIC will be sent to one corresponding GBTX. One Versatile TwinTransmitter (VTTx) module with two fiber cables will be used to transmit the data from the two GBTx chips and then transmit the data to the MM trigger processor. In total 512 ADDC boards will be used in the NSW. Next the signals are deserialized and are forwarded to the programmable dead time gate, which temporarily masks VMM channels after a hit. After a priority-based hit selection (of up to eight hits from 32 inputs) is implemented and the data are formatted for transmission via a GBTX ASIC [10] .
D. sTGC Pad Trigger
sTGC pad trigger are boards sitting on the rim of the small wheel and there is 1 per 16 th sector. The board receives pad signals synchronized to the BC clock which it uses to build tower coincidences from 3-out-4 hits in the two quads. The board identifies which bands of strips should be read out to the centroid logic. The data from the triggered strip are tagged with the corresponding BCID. The fact that the board is on the periphery of the wheel is not considered a prohibiting factor to use an FPGA. Thus, the logic can be programmed into the board though some SEU mitigation is required. The readout happens on an L1 accept but also must report monitoring of non-triggering BCs [11] .
E. sTGC Router
sTGC router routes strip hits from strip TDS to Trigger Processor in USA15. One router will serve a layer per sector and it will send output from up to 4 TDS ASICs in each bunch crossing to the trigger processor using an FPGA to serialize and deserialize the data through 4 fibers per board. The router board will reduce latency by discovering which inputs are active before the whole frame is received and will set up routing for that link ("cut-through routing") [12] .
F. Trigger Processors
The main goal of the NSW trigger is to provide additional information to the muon Level-1 trigger in order to reduce fake triggers that are not coming from the interaction point (IP). Low energy particles, mainly protons, produced in the material located between the Small Wheel and the end-cap middle station, the Big Wheel (BW), are a major source of fake triggers. These particles can cross the end-cap trigger chambers at an angle similar to that of real high pT muons. The NSW trigger signal is based on track segments produced online by the sTGC and MM chambers comprising the NSW detectors. These candidate track segments are input to the new sector logic that uses the information to corroborate trigger candidates from the Big Wheel TGC chambers. The sector logic sends Level-1 trigger candidates to the ATLAS Muon Central Trigger system. The trigger system for the endcap muon detectors in ATLAS currently relies on the use of the middle layer and the reconstruction of projective segments pointing to the IP by the TGCs. Trigger algorithms will be implemented in FPGAs on ATCA-based mezzanine cards with high density optical links and interconnections [13] .
G. FELIX
FELIX will be used as gateway between dedicated links connecting to detectors and trigger electronics, links providing timing and trigger information, and a commodity network (Ethernet or InfiniBand). Software running on server PCs connected to a commodity network -using "Commercial Off the Shelf" (COTS) switches -will interact via FELIX with ondetector and trigger electronics for configuration, control, monitoring and calibration. Via FELIX event data to be read out will be passed to server PCs where software will build event fragments, which will be in turn passed on to the ReadOut System (ROS), a subsystem of the ATLAS DAQ system that receives and buffers data from all sub-detectors and trigger systems [14] .
IV. INTEGRATION AND CONCLUSIONS
The ATLAS Muon NSW will replace the innermost muon station in the forward region with high-rate capable precision trigger and tracking detectors to improve Level-1 muon trigger in the end-cap region as well as to maintain excellent muon tracking capability in the high rate environment of LHC high luminosity.
A complex NSW trigger and readout electronics system is under intensive development and integration efforts. A vertical slice lab at CERN is presently facilitating the integration and is actively validating all readout and trigger electronics before the final NSW commissioning. The NSW ASICs and front-end boards are at the last stages of their development and being tested thoroughly. Different trigger algorithms for the two NSW sub-detector systems have been developed.
The test results from the integration work have proven that the project is feasible for NSW commissioning in ATLAS.
